

## Description

The HCPL-3020 and HCPL-0302 consist of a GaAsP LED optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate-

controlled devices. The voltage and current supplied by this optocoupler makes it ideally suited for directly driving small or medium power IGBTs. For IGBTs with higher ratings, the HCPL-0314/3140 (0.4 A), HCPL-3150 ( 0.5 A) or HCPL3120 (2.0 A) gate drive optocouplers can be used.

Truth Table

| LED | $\mathbf{V}_{\mathbf{0}}$ |
| :---: | :--- |
| OFF | LOW |
| ON | HIGH |

Features

- 0.2 A minimum peak output current
- High speed response: $0.7 \mu \mathrm{~s}$ maximum propagation delay over temperature range
- Ultra high CMR: minimum $10 \mathrm{kV} / \mu \mathrm{s}$ at $\mathrm{V}_{\mathrm{CM}}=1000 \mathrm{~V}$
- Bootstrappable supply current: maximum 3 mA
- Wide operating temperature range: $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
- Wide $\mathbf{V}_{\text {cc }}$ operating range: 10 V to 30 V over temperature range
- Available in DIP 8 and S0-8 packages
- Safety approvals: UL approval, 2500 V $_{\text {RMs }}$ for 1 minute
- CSA approval pending
- VDE approval pending
$V_{\text {IORM }}=630$ V $_{\text {PEAK }}$ (HCPL-3020),
$\mathbf{V}_{\text {IORM }}=566$ V PEAK (HCPL-0302)


## Applications

- Isolated IGBT/power MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters
- Air conditioner
- Washing machine
- Induction heater for cooker
- Switching power supplies (SPS)


## Ordering Information

Specify part number followed by option number（if desired）．

```
勝 特 力 材 料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787

\section*{Example：}

HCPL－3020－XXX
\begin{tabular}{l} 
No option \(=\) Standard DIP package， 50 per tube \\
\(300=\) Gull Wing Surface Mount Option， 50 per tube \\
\(-500=\) Tape and Reel Packaging Option \\
\hline \(060=\) VDE \(0884, V_{\text {IORM }}=630\) VPEAK
\end{tabular}

\section*{HCPL－0302－XXX}
No option \(=\) Standard SO－8 package， 100 per tube
\(500=\) Tape and Reel Packaging Option
\(060=\) VDE 0884, V \(_{\text {IORM }}=566\) VPEAK

\section*{Package Outline Drawings}

\section*{HCPL－3020 Standard DIP Package}

dimensions in miluimeters and（inches）． ＊MARKING CODE LETTER FOR OPTION NUMBERS． ＂V＂＝OPTION 060 OPTION NUMBERS 300 AND 500 NOT MARKED．

\section*{HCPL－3020 Gull Wing Surface Mount Option 300}


DIMENSIONS IN MILLIMETERS（INCHES）． LEAD COPLANARITY \(=\mathbf{0 . 1 0} \mathbf{~ m m}\)（ 0.004 INCHES）．

\section*{HCPL－0302 Small Outline S0－8 Package}

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－34970699胜特力 电子（深圳）86－755－83298787

Http：／／www． 100 y ．com．tw


DIMENSIONS IN MILLIMETERS（INCHES）．
LEAD COPLANARITY \(=0.10 \mathrm{~mm}\)（ 0.004 INCHES） MAX．

\section*{Solder Reflow Temperature Profile}


\section*{Regulatory Information}

The HCPL－0302／3020 has been approved／is pending approval by the following organizations：

\section*{VDE}

Pending approval under VDE
```

勝 特 力 材 料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
Http：／／www．100y．com．tw

```

0884／06．92 with VIORM \(=630\)
\(\mathrm{V}_{\text {PEAK }}\)（HCPL－3020）and 566
VPEAK（HCPL－0302）．

\section*{UL}

Approval under UL 1577， component recognition program up to \(\mathrm{V}_{\text {ISO }}=2500 \mathrm{~V}_{\text {RMS }}\) ．File E55361．

\section*{CSA}

Pending approval under CSA Component Acceptance Notice \＃5，File CA 88324.

VDE 0884 Insulation Characteristics（HCPL－3020 and HCPL－0302 Option 060）
\begin{tabular}{|c|c|c|c|c|}
\hline Description & Symbol & HCPL－3020 & HCPL－0302 & Unit \\
\hline ```
Installation Classification per DIN VDE 0110/1.89, Table 1
    for Rated Mains Voltage \(\leq 150 \mathrm{~V}_{\text {rms }}\)
    for Rated Mains Voltage \(\leq 300 \mathrm{~V}_{\text {rms }}\)
    for Rated Mains Voltage \(\leq 600 \mathrm{~V}_{\text {rms }}\)
``` & & \[
\begin{aligned}
& 1-\text { IV } \\
& 1-I I I \\
& 1-I I
\end{aligned}
\] & \[
\begin{aligned}
& \text { I I IV } \\
& \text { I-III }
\end{aligned}
\] & \\
\hline Climatic Classification & & 55／100／21 & 55／100／21 & \\
\hline Pollution Degree（DIN VDE 0110／1．89） & & 2 & 2 & \\
\hline Maximum Working Insulation Voltage & \(V_{\text {IORM }}\) & 630 & 566 & \(V_{\text {peak }}\) \\
\hline \begin{tabular}{l}
Input to Output Test Voltage，Method b＊ \\
\(V_{\text {IORM }} \times 1.875=V_{\text {PR }}, 100 \%\) Production Test with \(\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}\) ， \\
Partial Discharge \(<5 \mathrm{pC}\)
\end{tabular} & \(V_{\text {PR }}\) & 1181 & 1050 & \(V_{\text {peak }}\) \\
\hline \begin{tabular}{l}
Input to Output Test Voltage，Method a＊ \\
\(V_{\text {IORM }} \times 1.5=V_{\text {PR }}\) ，Type and Sample Test， \(\mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}\) ， \\
Partial Discharge \(<5 \mathrm{pC}\)
\end{tabular} & \(V_{\text {PR }}\) & 945 & 840 & \(V_{\text {peak }}\) \\
\hline \begin{tabular}{l}
Highest Allowable Overvoltage \\
（Transient Overvoltage tini \(=10 \mathrm{sec}\) ）
\end{tabular} & VIотм & 6000 & 4000 & \(V_{\text {peak }}\) \\
\hline \begin{tabular}{l}
Safety－Limiting Values－Maximum Values Allowed in the Event of a Failure． \\
Case Temperature \\
Input Current＊＊ \\
Output Power＊＊
\end{tabular} & \begin{tabular}{l}
Ts \\
IS，InPUT \\
PS，OUTPUT
\end{tabular} & \[
\begin{aligned}
& 175 \\
& 230 \\
& 600
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 150 \\
& 600
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& \mathrm{~mA} \\
& \mathrm{~mW}
\end{aligned}
\] \\
\hline Insulation Resistance at \(\mathrm{T}_{\mathrm{S}}, \mathrm{V}_{10}=500 \mathrm{~V}\) & \(\mathrm{R}_{S}\) & \(>10^{9}\) & \(>10^{9}\) & \(\Omega\) \\
\hline
\end{tabular}
＊Refer to the optocoupler section of the Isolation and Control Components Designer＇s Catalog，under Product Safety Regulations section， （VDE 0884），for a detailed description of Method a and Method b partial discharge test profiles．
＊＊Refer to the following figure for dependence of \(P_{S}\) and \(I_{S}\) on ambient temperature．


勝 特 力 材 料 886－3－5753170胜特力 电子（上海）86－21－34970699
胜特力电子（深圳）86－755－83298787
Http：／／www． 100 y．com．tw

Insulation and Safety Related Specifications
\begin{tabular}{llllll}
\hline Parameter & Symbol & HCPL－3020 & HCPL－0302 & Units & Conditions \\
\hline \begin{tabular}{l} 
Minimum External Air Gap \\
（Clearance）
\end{tabular} & L（101） & 7.1 & 4.9 & mm & \begin{tabular}{l} 
Measured from input terminals to output \\
terminals，shortest distance through air．
\end{tabular} \\
\hline \begin{tabular}{l} 
Minimum External Tracking \\
（Creepage）
\end{tabular} & L（102） & 7.4 & 4.8 & mm & \begin{tabular}{l} 
Measured from input terminals to output \\
terminals，shortest distance path along body．
\end{tabular} \\
\hline \begin{tabular}{l} 
Minimum Internal Plastic Gap \\
（Internal Clearance）
\end{tabular} & 0.08 & 0.08 & mm & \begin{tabular}{l} 
Through insulation distance conductor to \\
conductor，usually the straight line distance \\
thickness between the emitter and detector．
\end{tabular} \\
\hline \begin{tabular}{l} 
Tracking Resistance \\
（Comparative Tracking
\end{tabular} & CTI & \(>175\) & \(>175\) & V & DIN IEC 112／VDE 0303 Part 1
\end{tabular} \begin{tabular}{l} 
Index）
\end{tabular}

\section*{Absolute Maximum Ratings}
\begin{tabular}{llllll}
\hline Parameter & Symbol & Min． & Max． & Units & Note \\
\hline Storage Temperature & \(\mathrm{T}_{\mathrm{S}}\) & -55 & 125 & \({ }^{\circ} \mathrm{C}\) & \\
\hline Operating Temperature & \(\mathrm{T}_{\mathrm{A}}\) & -40 & 100 & \({ }^{\circ} \mathrm{C}\) & \\
\hline Average Input Current & \(\mathrm{I}_{\text {F（AVG）}}\) & & 20 & mA & 1 \\
\hline Peak Transient Input Current \((<1 ~ \mu \mathrm{~s}\) pulse width， 300 pps\()\) & \(\mathrm{I}_{\text {F（TRAN })}\) & & 1.0 & A & \\
\hline Reverse Input Voltage & \(\mathrm{V}_{\mathrm{R}}\) & & 5 & V & \\
\hline ＂High＂Peak Output Current & \(\mathrm{I}_{\text {OH（PEAK）}}\) & & 0.4 & A & 2 \\
\hline ＂Low＂Peak Output Current & \(\mathrm{I}_{\text {OL（PEAK）}}\) & & 0.4 & A & 2 \\
\hline Supply Voltage & \(\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {EE }}\) & -0.5 & 35 & V & \\
\hline Output Voltage & \(\mathrm{V}_{\text {O（PEAK）}}\) & -0.5 & \(\mathrm{~V}_{\text {CC }}\) & V & \\
\hline Output Power Dissipation & \(\mathrm{P}_{0}\) & & 250 & mW & 3 \\
\hline Input Power Dissipation & \(\mathrm{P}_{\mathrm{I}}\) & & 105 & mW & 4 \\
\hline Lead Solder Temperature & \(260^{\circ} \mathrm{C}\) for 10 sec．， 1.6 mm below seating plane & \\
\hline Solder Reflow Temperature Profile & See Package Outline Drawings section & \\
\hline
\end{tabular}

\section*{Recommended Operating Conditions}
\begin{tabular}{llllll}
\hline Parameter & Symbol & Min． & Max． & Units & Note \\
\hline Power Supply & \(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\) & 10 & 30 & V & \\
\hline Input Current（ON） & \(\mathrm{I}_{\mathrm{F}(0 \mathrm{~N})}\) & 7 & 12 & mA & \\
\hline Input Voltage（0FF） & \(\mathrm{V}_{\mathrm{F}(0 \mathrm{FF})}\) & -3.0 & 0.8 & V & \\
\hline Operating Temperature & \(\mathrm{T}_{\mathrm{A}}\) & -40 & 100 & \({ }^{\circ} \mathrm{C}\) & \\
\hline
\end{tabular}

Electrical Specifications（DC）
Over recommended operating conditions unless otherwise specified．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Min． & Typ． & Max． & Units & Test Conditions & Fig． & Note \\
\hline \multirow[t]{2}{*}{High Level Output Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {OH }}\)} & 0.15 & & & A & \(\mathrm{V}_{0}=\mathrm{V}_{\text {cc }}-4\) & & 5 \\
\hline & & 0.2 & 0.3 & & A & \(V_{0}=V_{C C}-10\) & 2 & 2 \\
\hline \multirow[t]{2}{*}{Low Level Output Current} & \multirow[t]{2}{*}{IOL} & 0.15 & & & A & \(\mathrm{V}_{0}=\mathrm{V}_{\mathrm{EE}}+2.5\) & & 5 \\
\hline & & 0.2 & 0.3 & & A & \(\mathrm{V}_{0}=\mathrm{V}_{\text {EE }}+10\) & 4 & 2 \\
\hline High Level Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(V_{\text {cC }}-4\) & \(\mathrm{V}_{\text {CC }}-1.8\) & & V & \(\mathrm{I}_{0}=-100 \mathrm{~mA}\) & 1 & 6，7 \\
\hline Low Level Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & & 0.4 & 1 & V & \(\mathrm{I}_{0}=100 \mathrm{~mA}\) & 3 & \\
\hline High Level Supply Current & \(\mathrm{I}_{\text {cch }}\) & & 0.7 & 3 & mA & \(\mathrm{l}_{0}=0 \mathrm{~mA}\) & \multirow[t]{2}{*}{5，6} & \multirow[t]{2}{*}{14} \\
\hline Low Level Supply Current & \(\mathrm{I}_{\text {CLL }}\) & & 1.2 & 3 & mA & \(\mathrm{I}_{0}=0 \mathrm{~mA}\) & & \\
\hline Threshold Input Current Low to High & \(\mathrm{I}_{\text {fLH }}\) & & & 6 & mA & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{I}_{0}=0 \mathrm{~mA}, \\
& \mathrm{~V}_{0}>5 \mathrm{~V}
\end{aligned}
\]} & \multirow[t]{2}{*}{7，13} & \\
\hline Threshold Input Voltage High to Low & \(\mathrm{V}_{\text {FHL }}\) & 0.8 & & & V & & & \\
\hline Input Forward Voltage & \(V_{F}\) & 1.2 & 1.5 & 1.8 & V & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}\)} & \multirow[t]{2}{*}{14} & \\
\hline Temperature Coefficient of Input Forward Voltage & \(\mathrm{DV}_{\mathrm{F} / \mathrm{DT}}\) & & －1．6 & & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) & & & \\
\hline Input Reverse Breakdown Voltage & \(\mathrm{BV}_{\mathrm{R}}\) & 5 & & & V & \(\mathrm{I}_{\mathrm{R}}=10 \mu \mathrm{~A}\) & & \\
\hline Input Capacitance & \(\mathrm{C}_{\text {IN }}\) & & 60 & & pF & \[
\begin{aligned}
& \mathrm{f}=1 \mathrm{MHz}, \\
& \mathrm{~V}_{\mathrm{F}}=0 \mathrm{~V}
\end{aligned}
\] & & \\
\hline
\end{tabular}

\section*{Switching Specifications（AC）}

Over recommended operating conditions unless otherwise specified．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Min． & Typ． & Max． & Units & Test Conditions & Fig． & Note \\
\hline Propagation Delay Time to High Output Level & tpLH & 0.1 & 0.2 & 0.7 & \(\mu \mathrm{s}\) & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{g}}=75 \Omega, \mathrm{C}_{\mathrm{g}}=1.5 \mathrm{nF}, \\
& \mathrm{f}=10 \mathrm{kHz}, \text { Duty Cycle }=50 \%, \\
& \mathrm{I}_{\mathrm{F}}=7 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=30 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \hline 8,9 \\
& 10,11 \\
& 12,15
\end{aligned}
\] & 14 \\
\hline Propagation Delay Time to Low Output Level & \(\mathrm{t}_{\text {PHL }}\) & 0.1 & 0.2 & 0.7 & \(\mu \mathrm{s}\) & & & \\
\hline \begin{tabular}{l}
Propagation Delay Difference \\
Between Any Two Parts or Channels
\end{tabular} & PDD & －0．5 & & 0.5 & \(\mu \mathrm{s}\) & & & 10 \\
\hline Rise Time & \(\mathrm{t}_{\mathrm{R}}\) & & 50 & & ns & & & \\
\hline Fall Time & \(\mathrm{t}_{\mathrm{F}}\) & & 50 & & ns & & & \\
\hline Output High Level Common Mode Transient Immunity & \({ }^{\text {CMM }}\) H & 10 & & & kV／\(/ \mathrm{s}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {CM }}=1000 \mathrm{~V}\) & 16 & 11 \\
\hline Output Low Level Common Mode Transient Immunity & ICML & 10 & & & kV／\(/ \mathrm{s}\) & & 16 & 12 \\
\hline
\end{tabular}
\begin{tabular}{lllllllcc}
\hline Parameter & Symbol & Min． & Typ． & Max． & Units & Test Conditions & Fig． & Note \\
\hline \begin{tabular}{l} 
Input－Output Momentary \\
Withstand Voltage
\end{tabular} & \(\mathrm{V}_{\text {ISO }}\) & 2500 & & \(\mathrm{~V}_{\text {rms }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{RH}<50 \%\) & 8,9 \\
\hline Input－Output Resistance & \(\mathrm{R}_{I-0}\) & 1012 & \(\Omega\) & \(\mathrm{~V}_{\mathrm{I}-0}=500 \mathrm{~V}\) & 9 \\
\hline Input－Output Capacitance & \(\mathrm{C}_{1-0}\) & 0.6 & pF & Freq \(=1 \mathrm{MHz}\) & \\
\hline
\end{tabular}

\section*{Notes：}

1．Derate linearly above \(70^{\circ} \mathrm{C}\) free air temperature at a rate of \(0.3 \mathrm{~mA} /{ }^{\circ} \mathrm{C}\) ．
2．Maximum pulse width \(=10 \mu \mathrm{~s}\) ，maximum duty cycle \(=0.2 \%\) ．This value is intended to allow for component tolerances for designs with \(\mathrm{I}_{0}\) peak minimum \(=0.2 \mathrm{~A}\) ．See Application section for additional details on limiting Iol peak．
3．Derate linearly above \(85^{\circ} \mathrm{C}\) ，free air temperature at the rate of \(4.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) ．
4．Input power dissipation does not require derating．
5．Maximum pulse width \(=50 \mu \mathrm{~s}\) ，maximum duty cycle \(=0.5 \%\) ．
6．In this test， \(\mathrm{V}_{O H}\) is measured with a \(D C\) load current．When driving capacitive load \(\mathrm{V}_{\mathrm{OH}}\) will approach \(\mathrm{V}_{\mathrm{CC}}\) as \(\mathrm{I}_{\mathrm{OH}}\) approaches zero amps．
7．Maximum pulse width \(=1 \mu \mathrm{~s}\) ，maximum duty cycle \(=20 \%\) ．
8．In accordance with UL 1577 ，each optocoupler is proof tested by applying an insulation test voltage \(>3000 \mathrm{~V}_{\mathrm{rms}}\) for 1 second（leakage detection current limit \(\mathrm{I}_{\mathrm{I}-0}<5 \mu \mathrm{~A}\) ）．This test is performed before \(100 \%\) production test for partial discharge（method B）shown in the VDE 0884 Insulation Characteristics Table，if applicable．
9．Device considered a two－terminal device：pins on input side shorted together and pins on output side shorted together．
10．PDD is the difference between tpHL and tpLH between any two parts or channels under the same test conditions．
11．Common mode transient immunity in the high state is the maximum tolerable \(\mathrm{Id} \mathrm{V}_{\mathrm{CM}} / \mathrm{dtl}\) of the common mode pulse \(\mathrm{V}_{\mathrm{CM}}\) to assure that the output will remain in the high state（i．e． \(\mathrm{V}_{0}>6.0 \mathrm{~V}\) ）．
12．Common mode transient immunity in a low state is the maximum tolerable \(\mathrm{Id} \mathrm{V}_{\mathrm{CM}} / \mathrm{dtl}\) of the common mode pulse， \(\mathrm{V}_{\mathrm{CM}}\) ，to assure that the output will remain in a low state（i．e． \(\mathrm{V}_{0}<1.0 \mathrm{~V}\) ）．
13．This load condition approximates the gate load of a \(1200 \mathrm{~V} / 20 \mathrm{~A}\) IGBT．
14．The power supply current increases when operating frequency and \(\mathrm{C}_{g}\) of the driven IGBT increases．


Figure 1． \(\mathrm{V}_{\mathrm{OH}}\) vs．temperature．


Figure 2． \(\mathrm{V}_{\mathrm{OH}}\) vs． \(\mathrm{I}_{\mathrm{OH}}\) ．


Figure 3． \(\mathrm{V}_{\mathbf{0 L}}\) vs．temperature．


Figure 4． \(\mathbf{V}_{\mathbf{0 L}}\) vs． \(\mathrm{I}_{\mathbf{0 L}}\) ．


Figure 7．\(I_{\text {FLH }}\) vs．temperature．


Figure 10．Propagation delay vs．temperature．


Figure 5．Icc vs．temperature．


Figure 8．Propagation delay vs． \(\mathbf{V}_{\text {cc }}\) ．


Figure 11．Propagation delay vs． \(\mathbf{R}_{\mathbf{g}}\) ．


Figure 6．Icc vs． \(\mathrm{V}_{\mathrm{cc}}\) ．


Figure 9．Propagation delay vs．\(I_{F}\) ．


Figure 12．Propagation delay vs． \(\mathrm{C}_{\mathrm{g}}\) ．


Figure 15. Propagation delay test circuits and waveforms.


Figure 16. CMR test circuits and waveforms.

\section*{Applications Information Eliminating Negative IGBT Gate Drive}

To keep the IGBT firmly off，the HCPL－3020 and HCPL－0302 have a very low maximum \(\mathrm{V}_{\mathrm{OL}}\) specification of 1.0 V ．Minimizing \(\mathrm{R}_{\mathrm{g}}\) and the lead inductance from the HCPL－3020 or HCPL－0302 to the IGBT gate and emitter （possibly by mounting the HCPL－ 3020 or HCPL－0302 on a small

PC board directly above the IGBT）can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 17．Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the HCPL－ 3020 or HCPL－0302 input as this can result in unwanted coupling of transient signals into the input
of HCPL－3020 or HCPL－0302 and degrade performance．（If the IGBT drain must be routed near the HCPL－3020 or HCPL－0302 input，then the LED should be reverse biased when in the off state，to prevent the transient signals coupled from the IGBT drain from turning on the HCPL－ 3020 or HCPL－0302．


Figure 17．Recommended LED drive and application circuit for HCPL－3020 and HCPL－0302．

> 勝 特 力 材 料 \(886-3-5753170\)胜特力电子(上海) \(86-21-34970699\)胜特力电子(深圳) \(86^{-755-83298787}\)
> Http://www. \(100 \mathrm{y} . \mathrm{com} . \mathrm{tw}\)

\section*{Selecting the Gate Resistor（Rg）for HCPL－3020}

Step 1：Calculate \(\mathrm{R}_{\mathrm{g}}\) minimum from the Iol peak specification．The IGBT and \(\mathrm{R}_{\mathrm{g}}\) in Figure 17 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL－3020．
\[
\begin{aligned}
\mathrm{R}_{\mathrm{g}} & \geq \frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OL}}}{\mathrm{I}_{\text {OLPEAK }}} \\
& =\frac{24-1}{0.4} \\
& =57.5 \Omega
\end{aligned}
\]

The \(\mathrm{V}_{\text {OL }}\) value of 1 V in the previous equation is the \(\mathrm{V}_{\mathrm{OL}}\) at the peak current of 0.4 A ．（See Figure 4）．
Step 2：Check the HCPL－3020 power dissipation and increase \(\mathrm{R}_{\mathrm{g}}\) if necessary．The HCPL－3020 total power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) is equal to the sum of the emitter power \(\left(\mathrm{P}_{\mathrm{E}}\right)\) and the output power \(\left(\mathrm{P}_{\mathrm{O}}\right)\) ．
\(\mathrm{P}_{\mathrm{T}}=\mathrm{P}_{\mathrm{E}}+\mathrm{P}_{\mathrm{O}}\)
\(\mathrm{P}_{\mathrm{E}}=\mathrm{I}_{\mathrm{F}} \cdot \mathrm{V}_{\mathrm{F}} \cdot\) Duty Cycle
\(\mathrm{P}_{\mathrm{O}}=\mathrm{P}_{\mathrm{O}(\mathrm{BIAS})}+\mathrm{P}_{\mathrm{O}(\text { SWITCHING })}=\mathrm{I}_{\mathrm{CC}} \cdot \mathrm{V}_{\mathrm{CC}}+\mathrm{ESW}_{\mathrm{SW}}\left(\mathrm{R}_{\mathrm{g}} ; \mathrm{Qg}_{\mathrm{g}}\right) \cdot \mathrm{f}\)
\[
=\left(\mathrm{I}_{\mathrm{CCBIAS}}+\mathrm{K}_{\mathrm{ICC}} \bullet \mathrm{Q}_{\mathrm{g}} \cdot \mathrm{f}\right) \cdot \mathrm{V}_{\mathrm{CC}}+\mathrm{E}_{\mathrm{SW}}\left(\mathrm{R}_{\mathrm{g}} ; \mathrm{Q}_{\mathrm{g}}\right) \cdot \mathrm{f}
\]
where \(\mathrm{K}_{\mathrm{ICC}} \bullet \mathrm{Q}_{\mathrm{g}} \bullet \mathrm{f}\) is the increase in \(\mathrm{I}_{\mathrm{CC}}\) due to switching and \(\mathrm{K}_{\mathrm{ICC}}\) is a constant of \(0.001 \mathrm{~mA} /(\mathrm{nC} * \mathrm{kHz})\) ．For the circuit in Figure 17 with \(\mathrm{I}_{\mathrm{F}}\)（worst case）\(=10 \mathrm{~mA}, \mathrm{R}_{\mathrm{g}}=57.5 \Omega\) ，Max Duty Cycle \(=80 \%, \mathrm{Q}_{\mathrm{g}}=100 \mathrm{nC}\) ， \(\mathrm{f}=20 \mathrm{kHz}\) and \(\mathrm{T}_{\text {AMAX }}=85^{\circ} \mathrm{C}\) ：
\[
\begin{aligned}
\mathrm{P}_{\mathrm{E}} & =10 \mathrm{~mA} \cdot 1.8 \mathrm{~V} \cdot 0.8=14 \mathrm{~mW} \\
\mathrm{P}_{\mathrm{O}} & =[(3 \mathrm{~mA}+(0.001 \mathrm{~mA} / \mathrm{nC} \cdot \mathrm{kHz}) \cdot 20 \mathrm{kHz} \cdot 100 \mathrm{nC})] \cdot 24 \mathrm{~V}+0.31 \cdot 20 \mathrm{kHz} \\
& =126 \mathrm{~mW} \leq 250 \mathrm{mV}\left(\mathrm{P}_{\mathrm{O}(\mathrm{MAX})}\right)
\end{aligned}
\]

The value of 3 mA for \(\mathrm{I}_{\mathrm{CC}}\) in the previous equation is the max． \(\mathrm{I}_{\mathrm{CC}}\) over entire operating temperature range．
Since \(\mathrm{P}_{\mathrm{O}}\) for this case is less than \(\mathrm{P}_{\mathrm{O}(\mathrm{MAX})}, \mathrm{R}_{\mathrm{g}}=57.5 \Omega\) is alright for the power dissipation．


> 勝 特 力 材 料 \(886-3-5753170\)
> 胜特力电子(上海) \(86-21-34970699\)
> 胜特力电子(深圳) \(86^{-755-83298787}\)
> Http://www. 100 y. com. tw

Figure 18．Energy dissipated in the HCPL－3020 and
HCPL－0302 and for each IGBT switching cycle．

\section*{LED Drive Circuit Considerations for Ultra High CMR Performance}

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 19. The HCPL3020 and HCPL-0302 improve CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 20. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 17), can achieve \(10 \mathrm{kV} / \mu \mathrm{S}\) CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.


Figure 19. Optocoupler input to output capacitance model for unshielded optocouplers.


Figure 20. Optocoupler Input to output capacitance model for shielded optocouplers.


Figure 21. Equivalent circuit for figure 15 during common mode transient.


Figure 22. Not recommended open collector drive circuit.


Figure 23. Recommended LED drive circuit for ultra-high CMR IPM dead time and propagation delay specifications.

\section*{CMR with the LED On（CMRH）}

A high CMR LED drive circuit must keep the LED on during common mode transients．This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient．A minimum LED current of 7 mA provides adequate margin over the maximum \(\mathrm{I}_{\mathrm{FLH}}\) of 6 mA to achieve \(10 \mathrm{kV} / \mu \mathrm{s}\) CMR．

\section*{CMR with the LED Off（CMRL）}

A high CMR LED drive circuit must keep the LED off（ \(\mathrm{V}_{\mathrm{F}} \leq\) \(\mathrm{V}_{\mathrm{F}(\mathrm{OFF})}\) ）during common mode transients．For example，during a \(-\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}\) transient in Figure 21， the current flowing through Cledp also flows through the \(\mathrm{R}_{\mathrm{SAT}}\) and \(\mathrm{V}_{\mathrm{SAT}}\) of the logic gate． As long as the low state voltage developed across the logic gate is less than \(\mathrm{V}_{\mathrm{F}(\mathrm{OFF})}\) the LED will remain off and no common mode failure will occur．

The open collector drive circuit， shown in Figure 22，cannot keep the LED off during \(a+\mathrm{dV}_{\mathrm{Cm}} / \mathrm{dt}\) transient，since all the current flowing through CLEDN must be
supplied by the LED，and it is not recommended for applications requiring ultra high \(\mathrm{CMR}_{1}\) performance．The alternative drive circuit，which likes the recommended application circuit （Figure 17），does achieve ultra high CMR performance by shunting the LED in the off state．

\section*{Dead Time and Propagation Delay Specifications}

The HCPL－3020 and HCPL－0302 include a Propagation Delay Difference（PDD）specification intended to help designers minimize＂dead time＂in their power inverter designs．Dead time is the time high and low side power transistors are off．Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices from the high voltage to the low－voltage motor rails．To minimize dead time in a given design，the turn on of LED2 should be delayed（relative to the turn off of LED1）so that under worst－case conditions，transistor Q1 has just turned off when transistor Q2 turns on，as shown in Figure 24．The amount of delay necessary to achieve this
condition is equal to the maximum value of the propagation delay difference specification，PDD max，which is specified to be 500 ns over the operating temperature range of \(-40^{\circ}\) to \(100^{\circ} \mathrm{C}\) ．

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero，but it does not tell a designer what the maximum dead time will be．The maximum dead time is equivalent to the difference between the maximum and minimum propaga－ tion delay difference specification as shown in Figure 25．The maximum dead time for the HCPL－3020 and HCPL－0302 is \(1 \mathrm{~ms}(=0.5 \mu \mathrm{~s}-(-0.5 \mu \mathrm{~s}))\) over the operating temperature range of \(-40^{\circ} \mathrm{C}\) to \(100^{\circ} \mathrm{C}\) ．

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs．
```

勝 特 力 材 料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
Http://www. 100y.com. tw

```

＊PDD＝PROPAGATION DELAY DIFFERENCE
NOTE：FOR PDD CALCULATIONS THE PROPAGATION DELAYS
ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS．

Figure 24．Minimum LED skew for zero dead time．

> 勝 特 力 材 料 \(886-3-5753170\)胜特力电子(上海) \(86^{-21-34970699}\)胜特力电子(深圳) \(86^{-755-83298787}\)
> Http://www. 100 y. com. tw


Figure 25．Waveforms for dead time．```

